


[Home](#) | [Login](#) | [Logout](#) | [Access Information](#) | [All](#)

Welcome United States Patent and Trademark Office

Search Results

[BROWSE](#)[SEARCH](#)[IEEE XPLORE GUIDE](#)

Results for "(((sav\*, conserv\*, reduc\*, minimiz\*) &lt;near/8&gt; power &lt;and&gt; memor\* &lt;near/8&gt; bank..."

☒ e-mail

Your search matched 12 of 1314030 documents.

A maximum of 100 results are displayed, 25 to a page, sorted by **Relevance** in **Descending** order.

## Search Options

[View Session History](#)[New Search](#)

## Key

|          |                            |
|----------|----------------------------|
| IEEE JNL | IEEE Journal or Magazine   |
| IEE JNL  | IEE Journal or Magazine    |
| IEEE CNF | IEEE Conference Proceeding |
| IEE CNF  | IEE Conference Proceeding  |
| IEEE STD | IEEE Standard              |

Modify Search

(((sav\*, conserv\*, reduc\*, minimiz\*) &lt;near/8&gt; power &lt;and&gt; memor\* &lt;near/8&gt; bank

[Search](#)☐ Check to search only within this results setDisplay Format: ☒ Citation ☐ Citation & Abstract[view selected items](#)[Select All](#) [Deselect All](#)

- ☐ **1. An efficient profile-based algorithm for scratchpad memory partitioning**  
Angiolini, F.; Benini, L.; Caprara, A.;  
[Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on](#)  
Volume 24, Issue 11, Nov. 2005 Page(s):1660 - 1676  
Digital Object Identifier 10.1109/TCAD.2005.852299  
[AbstractPlus](#) | Full Text: [PDF](#)(1024 KB) [IEEE JNL](#)  
[Rights and Permissions](#)
- ☐ **2. Memory access scheduling and binding considering energy minimisation in multi-bank men integrated approach**  
Lyu, C.-G.; Kim, T.;  
[Computers and Digital Techniques, IEE Proceedings-](#)  
Volume 153, Issue 1, 10 Jan. 2006 Page(s):59 - 68  
Digital Object Identifier 10.1049/ip-cdt:20050130  
[AbstractPlus](#) | Full Text: [PDF](#)(696 KB) [IEE JNL](#)
- ☐ **3. Adaptive energy-aware design of a multi-bank flash-memory storage system**  
Yehua Du; Ming Cai; Jinxiang Dong;  
[Embedded and Real-Time Computing Systems and Applications, 2005. Proceedings. 11th IEEE In](#)  
[on](#)  
17-19 Aug. 2005 Page(s):311 - 316  
Digital Object Identifier 10.1109/RTCSA.2005.18  
[AbstractPlus](#) | Full Text: [PDF](#)(136 KB) [IEEE CNF](#)  
[Rights and Permissions](#)
- ☐ **4. A 32b 64-word 9-read-port/7-write-port pseudo dual-bank register file using copied memory threaded processor**  
Sumita, M.; Ikeda, Y.;  
[Solid-State Circuits Conference, 2005. Digest of Technical Papers. ISSCC, 2005 IEEE Internationa](#)  
6-10 Feb. 2005 Page(s):384 - 605 Vol. 1  
Digital Object Identifier 10.1109/ISSCC.2005.1494030  
[AbstractPlus](#) | Full Text: [PDF](#)(789 KB) | [Multimedia](#) [IEEE CNF](#)  
[Rights and Permissions](#)
- ☐ **5. Thermal Management of On-Chip Caches Through Power Density Minimization**  
Ja Chun Ku; Ozdemir, S.; Memik, G.; Ismail, Y.;  
[Microarchitecture, 2005. MICRO-38. Proceedings. 38th Annual IEEE/ACM International Symposiur](#)  
12-16 Nov. 2005 Page(s):283 - 293

Digital Object Identifier 10.1109/MICRO.2005.36

[AbstractPlus](#) | Full Text: [PDF](#)(376 KB) [IEEE CNF](#)  
[Rights and Permissions](#)



**6. Low latency and power efficient VD using register exchanged state-mapping algorithm**

Sang-Ho Seo; Sin-Chong Park;  
[System-on-Chip for Real-Time Applications, 2005. Proceedings. Fifth International Workshop on](#)  
20-24 July 2005 Page(s):380 - 384

Digital Object Identifier 10.1109/WSOC.2005.81

[AbstractPlus](#) | Full Text: [PDF](#)(216 KB) [IEEE CNF](#)  
[Rights and Permissions](#)



**7. Near-memory Caching for Improved Energy Consumption**

AbouGhazaleh, N.; Childers, B.; Mosse, D.; Melhem, R.;  
[Computer Design, 2005. Proceedings, 2005 International Conference on](#)  
02-05 Oct. 2005 Page(s):105 - 110

Digital Object Identifier 10.1109/ICCD.2005.79

[AbstractPlus](#) | Full Text: [PDF](#)(240 KB) [IEEE CNF](#)  
[Rights and Permissions](#)



**8. Banked scratch-pad memory management for reducing leakage energy consumption**

Kandemir, M.; Irwin, M.J.; Chen, G.; Kolcu, I.;  
[Computer Aided Design, 2004. ICCAD-2004. IEEE/ACM International Conference on](#)  
7-11 Nov. 2004 Page(s):120 - 124

[AbstractPlus](#) | Full Text: [PDF](#)(708 KB) [IEEE CNF](#)  
[Rights and Permissions](#)



**9. Optimal code and data layout in embedded systems**

Kumar, T.S.R.; Govindarajan, R.; Kumar, C.P.R.;  
[VLSI Design, 2003. Proceedings, 16th International Conference on](#)  
4-8 Jan. 2003 Page(s):573 - 578

Digital Object Identifier 10.1109/ICVD.2003.1183195

[AbstractPlus](#) | Full Text: [PDF](#)(302 KB) [IEEE CNF](#)  
[Rights and Permissions](#)



**10. Automatic data migration for reducing energy consumption in multi-bank memory systems**

De La Luz, V.; Kandemir, M.; Kolcu, I.;  
[Design Automation Conference, 2002. Proceedings, 39th](#)  
10-14 June 2002 Page(s):213 - 218

Digital Object Identifier 10.1109/DAC.2002.1012622

[AbstractPlus](#) | Full Text: [PDF](#)(819 KB) [IEEE CNF](#)  
[Rights and Permissions](#)



**11. Compiler-directed array interleaving for reducing energy in multi-bank memories**

Delaluz, V.; Kandemir, M.; Vijaykrishnan, N.; Irwin, M.J.; Sivasubramaniam, A.; Kolcu, I.;  
[Design Automation Conference, 2002. Proceedings of ASP-DAC 2002, 7th Asia and South Pacific](#)  
[International Conference on VLSI Design, Proceedings,](#)  
7-11 Jan. 2002 Page(s):288 - 293

Digital Object Identifier 10.1109/ASPDAC.2002.994936

[AbstractPlus](#) | Full Text: [PDF](#)(356 KB) [IEEE CNF](#)  
[Rights and Permissions](#)



**12. Implementation of 13 kbps QCELP vocoder ASIC**

Kyung-Jin Byun; Minsoo Hahn; Kyung-Su Kim;  
[ASICs, 1999. AP-ASIC '99. The First IEEE Asia Pacific Conference on](#)  
23-25 Aug. 1999 Page(s):258 - 261

Digital Object Identifier 10.1109/APASIC.1999.824078

[AbstractPlus](#) | Full Text: [PDF](#)(340 KB) [IEEE CNF](#)

[Rights and Permissions](#)



[Help](#) [Contact Us](#) [Privacy](#)

© Copyright 2006 IEEE